Home
Products
Support
Images
How to Buy
Contact
Links
About Us
Impressum
Home

Welcome to

 Dipl.-Ing. Paul Penz VHDL Designs


High-Optimized IP-Cores for FPGAs


 

News


March 17, 2006
The JE4xx Multiple Channel JPEG Encoder is released. This encoder has the capability to encode four independent images in real time.
April 17, 2005
A preliminary product specification of the JE303 JPEG Baseline Encoders for Altera FPGAs is added:
April 08, 2005
A preliminary product specification of the JE301 and JE302 JPEG Baseline Encoders for Lattice FPGAs is added

What comes as next ?


Adaptation of all JPEG cores for the Altera StratixTM and StratixTM II FPGA family.


Adaptation of all JPEG cores for the Lattice EC and ECP FPGA family.



                                                                                                               Member of the Common License Consortium


Xilinx, Virtex and Spartan are registered Trademarks of Xilinx, Inc.

[Home] [Products] [Support] [Images] [How to Buy] [Contact] [Links] [About Us] [Impressum]